
REV.-A
2.4.7.2 Printhead Drive Pulse Width Control Circuit
In order to keep the value of the
printhead drive pulse width constant, the
CpU
monitors the +24 VDC
line, the
printhead common voltage, and uses the voltage
level
to adjust the width of the FIRE signal.
The
printhead drive pulse width is controlled to be within the area shown by the oblique lines in Figure
2-Bn
I
425
!W.
=
(n
CD
400
I
-.—
405
350
i
I
350
;
I
I
I
I
I
I
wYz////z
I
I
I
1
I
I
I
I
I
I
I
I
I
345
325
I
I
I
1
I
I
I
300
I
I
I
,
1
,
21.6
24
26.4
Printhead Driving Voltage
[V]
~
Fig. 2-30. Printhead Drive Pulse Width Range
+24V
R36
2.2K
l/2W
VAref
42
4
)
+5 +24
t
s=
*W
o\
AVCC
43
!
?!-
-.-,
.-.
I
7%
Fig. 2-31. +24
VDC
Monitor Circuit
The CPU monitors the +24 V line at
AN5 of the 8-bit analog to digital converter, computes the result,
and controls the drive pulse width of the signal (FIRE) output from the event timer. 4.7 V is applied to
reference voltage input
VAref by ZD3, and the voltage obtained by dividing +24 V by R37 and R35
(approximately 4.08 V at
+24.OV)
is input to AN5.
2-33
Comentários a estes Manuais