Epson LX-86TM Especificações Página 54

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 142
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 53
REV.-A
2.4.4 Reset Circuit
A reset operation is performed when the INIT signal is input from the interface and when the printer
power is turned on. (Refer to Sections 1.4.6, 2.4.1, 2.4.2, and 2.4.3.1 for the reset operation.) Figure
2-17 shows the reset circuit.
E05A03 (3B)
R63
‘:;’’’”3’)+
INIT
A
C27
(CN2, Pin8)
470p
INIT
----
1
I
l—
I
RESI
I
~----
H
AND
D
4
I
I
I
I
I
/
L
—-
--—
RESO
+5
+24
+AJ--c3
R43
ZD2
HZS1 5-3
24
47K
+-+
R42
+ D5
R34
IK
MA165
12K
C15
I
p/5ov
r
T
RESET (CPU, Pin 28)
*m(cN2pin’3)
(lC)
Fig. 2-17. Reset Circuit
The I NIT signal from which noise is attenuated by
R63 and C27 is input to the
E05A03.
The
RESI
terminal
of the
E05A03
is connected to the power supply
(+
5 V and +24
V)
reset circuit. When the printer power
is turned on, the level of the
RESI
signal is held at its threshold level or below (LOW level) until the voltage
of the +24 V line reaches the Zener voltage of ZD2 (when the power is turned off, the sequence
reverses). The same sequence is followed for the + 5 V line. The level of the
RESI
signal is held at its
threshold level or below (LOW level) until the voltage of the +5 V line reaches +5 V. In addition, the
level of the
RESI
signal is held LOW by R43 and C 15 for approximately 47 ms after the power supply
voltages become stable. The Schmitt trigger gate (CMOS level) at the input terminal of the
RESI
signal
shapes the analog waveform. The
INIT and
RESI
signals are ANDed in the
E05A03,
then output from
the
RESO
terminal to the RESET terminals of the CPU and the interface board.
2-22
Vista de página 53
1 2 ... 49 50 51 52 53 54 55 56 57 58 59 ... 141 142

Comentários a estes Manuais

Sem comentários